

E266 - MXM PCI-E Desktop adapter card (Interposer)

Revision History:

Table of Contents:

- 1. Title Page - This Page
- 2. PCI-E / MXM Connectors and Zero Buffer Delay
- 3. MXM I/O Connector, Power Good, DVI Connectors, Hotplug
- 4. VGA and TV Filters and Connecors
- 5. Panel Power and SPWG Panel I/O; 60 Pin Board to Board Con
- 6. Power Supply I: VBAT, 5VRUN, 1V8RUN, External In
- 7. Power Supply II: 2V5RUN, 3V3RUN, 1V2_INT
- 8. Mechanical, Fan Control, DDC-C Config ROM
- 9. Docking Station Connector
- 10.LVDS - SPWG Panel Daughter Board

A00: INITIAL VERSION - 600-10266-0000-000

2/19/04 - Adding in the Power Supplies and Cleaning up the look.
2/25/04 - Need to change back to P266 from E266
3/01/04 - Major Schematic Changes: All Power Supplies and I/O
3/04/04 - Cleaning up some Power Net errors + other stuff
3/10/04 - Updating changes from design review
3/12/04 - Change names back to E266, Pullups on DDCB_S* and swap Drain/src on Q16 and Q17. Fixed 5V_DDC net. Added Pullups on I2C nets and changed to the correct voltage.
3/16/04 - Added New Docking Station Connector Page 9.
3/17/04 - Added Mechanical HW page 8: Bracket and screws
3/19/04 - Added gnd to bracket, added net rules to TV and Dock TMDS nets
U1 now power to 3V3_PEX was 3VRUN. deleted r155,157,159 tv. Extin CKT: D4 changed pkg from sot23 to SMA. Moved D2 to Q1. Q1 - changed part number same package, flipped Drain & SRC. 1V3_INT CKT: Use RUN_PWR_OK to EN. Docking Connector TV signal pins changed, DDC SDATA/CLK pins Changed.
2V5RUN: EN added 2 resistors from 5VRUN.
Fixed PWM controller: Had some wrong pins.
3/24/04 - Board has been REFDES re-sequenced, added 3 reserved signals from MXM CN1 to docking connector.

A00: 600-10266-0000-100

4/06/04 - Fixed J2 4-pin power panel net from VBATT to VBAT.
Added N-chn fet for the 1V8 Power supply LED to 5V. Was not bright enough before.
Changed value of R502 on 2V5RUN linear to 8.2K. Voltage on enable pin was too low before.
5VRUN, 1V8RUN, and 3V3RUN ISL6224 switcher EN pin 3 was getting too high with VBAT >19V or 7V EN. This caused the switcher not to work. Added Comparator to EN 5VRUN, and used 5VRUN for 1V8RUN and 3V3RUN.
External/12V_PEX input sense circuit did not work on A00.
Added 2 more FETS to set the external VBAT switcher voltage.
CN1 mxm connector changed 4 pin nets. 1V8RUN, 5VRUN, RUNPWROK.
Added MXM_CUTOUT symbol to ground the mxm mounting holes.

A02: 600-10266-0000-200


6/01/04 - Fixed VBAT FET swapped Drain and Source
Added LVDS ZIF connector for Panel Power
6/07/04 - Added R117 1210 1/4W pull-down to sink diode leakage current at high temp.
6/09/04 - Fixed DAC/TV Impedance rule 50+/-2. This changes 75 to 150.

A03: 600-10266-0000-300

9/16/04 - Add New MXM Connector for P311.
Change Board outline in Lower right corner to fit into Alviso.
10/18/04 - C14 package change to 1206 from 1210.
Added Page 10. LVDS brd to Brd Daughter board interface.
New 2x30 brd tio brd connector for LVDS qualification.
Power Supply fets changed to 12V_PEX from VBAT.
Added AC_BATT* circuit.

SKU	VARIANT	NVPN	ASSEMBLY
8	BASE	600-10266-base-sch	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	0000BRINGUP	600-10266-0000-200	E266-A02 MXM Adapter Board
2	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
3	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>



2. PCI-E / MXM Connectors





3GIO NET RULES

NET	MIN_LINE_WIDTH	DIFFPAIR	NET_SPACING_RULE
B1 PEX_TX0	4MILS	PEX_TX0	20MIL_62G_30MIL
B1 PEX_TX0*	4MILS	PEX_TX0	20MIL_62G_30MIL
B1 PEX_TX1	4MILS	PEX_TX1	20MIL_62G_30MIL
B1 PEX_TX1*	4MILS	PEX_TX1	20MIL_62G_30MIL
B1 PEX_TX2	4MILS	PEX_TX2	20MIL_62G_30MIL
B1 PEX_TX2*	4MILS	PEX_TX2	20MIL_62G_30MIL
B1 PEX_TX3	4MILS	PEX_TX3	20MIL_62G_30MIL
B1 PEX_TX3*	4MILS	PEX_TX3	20MIL_62G_30MIL
B1 PEX_TX4	4MILS	PEX_TX4	20MIL_62G_30MIL
B1 PEX_TX4*	4MILS	PEX_TX4	20MIL_62G_30MIL
B1 PEX_TX5	4MILS	PEX_TX5	20MIL_62G_30MIL
B1 PEX_TX5*	4MILS	PEX_TX5	20MIL_62G_30MIL
B1 PEX_TX6	4MILS	PEX_TX6	20MIL_62G_30MIL
B1 PEX_TX6*	4MILS	PEX_TX6	20MIL_62G_30MIL
B1 PEX_TX7	4MILS	PEX_TX7	20MIL_62G_30MIL
B1 PEX_TX7*	4MILS	PEX_TX7	20MIL_62G_30MIL
B1 PEX_TX8	4MILS	PEX_TX8	20MIL_62G_30MIL
B1 PEX_TX8*	4MILS	PEX_TX8	20MIL_62G_30MIL
B1 PEX_TX9	4MILS	PEX_TX9	20MIL_62G_30MIL
B1 PEX_TX9*	4MILS	PEX_TX9	20MIL_62G_30MIL
B1 PEX_TX10	4MILS	PEX_TX10	20MIL_62G_30MIL
B1 PEX_TX10*	4MILS	PEX_TX10	20MIL_62G_30MIL
B1 PEX_TX11	4MILS	PEX_TX11	20MIL_62G_30MIL
B1 PEX_TX11*	4MILS	PEX_TX11	20MIL_62G_30MIL
B1 PEX_TX12	4MILS	PEX_TX12	20MIL_62G_30MIL
B1 PEX_TX12*	4MILS	PEX_TX12	20MIL_62G_30MIL
B1 PEX_TX13	4MILS	PEX_TX13	20MIL_62G_30MIL
B1 PEX_TX13*	4MILS	PEX_TX13	20MIL_62G_30MIL
B1 PEX_TX14	4MILS	PEX_TX14	20MIL_62G_30MIL
B1 PEX_TX14*	4MILS	PEX_TX14	20MIL_62G_30MIL
B1 PEX_TX15	4MILS	PEX_TX15	20MIL_62G_30MIL
B1 PEX_TX15*	4MILS	PEX_TX15	20MIL_62G_30MIL
B1 PEX_RX0	4MILS	PEX_RX0	20MIL_62G_30MIL
B1 PEX_RX0*	4MILS	PEX_RX0	20MIL_62G_30MIL
B1 PEX_RX1	4MILS	PEX_RX1	20MIL_62G_30MIL
B1 PEX_RX1*	4MILS	PEX_RX1	20MIL_62G_30MIL
B1 PEX_RX2	4MILS	PEX_RX2	20MIL_62G_30MIL
B1 PEX_RX2*	4MILS	PEX_RX2	20MIL_62G_30MIL
B1 PEX_RX3	4MILS	PEX_RX3	20MIL_62G_30MIL
B1 PEX_RX3*	4MILS	PEX_RX3	20MIL_62G_30MIL
B1 PEX_RX4	4MILS	PEX_RX4	20MIL_62G_30MIL
B1 PEX_RX4*	4MILS	PEX_RX4	20MIL_62G_30MIL
B1 PEX_RX5	4MILS	PEX_RX5	20MIL_62G_30MIL
B1 PEX_RX5*	4MILS	PEX_RX5	20MIL_62G_30MIL
B1 PEX_RX6	4MILS	PEX_RX6	20MIL_62G_30MIL
B1 PEX_RX6*	4MILS	PEX_RX6	20MIL_62G_30MIL
B1 PEX_RX7	4MILS	PEX_RX7	20MIL_62G_30MIL
B1 PEX_RX7*	4MILS	PEX_RX7	20MIL_62G_30MIL
B1 PEX_RX8	4MILS	PEX_RX8	20MIL_62G_30MIL
B1 PEX_RX8*	4MILS	PEX_RX8	20MIL_62G_30MIL
B1 PEX_RX9	4MILS	PEX_RX9	20MIL_62G_30MIL
B1 PEX_RX9*	4MILS	PEX_RX9	20MIL_62G_30MIL
B1 PEX_RX10	4MILS	PEX_RX10	20MIL_62G_30MIL
B1 PEX_RX10*	4MILS	PEX_RX10	20MIL_62G_30MIL
B1 PEX_RX11	4MILS	PEX_RX11	20MIL_62G_30MIL
B1 PEX_RX11*	4MILS	PEX_RX11	20MIL_62G_30MIL
B1 PEX_RX12	4MILS	PEX_RX12	20MIL_62G_30MIL
B1 PEX_RX12*	4MILS	PEX_RX12	20MIL_62G_30MIL
B1 PEX_RX13	4MILS	PEX_RX13	20MIL_62G_30MIL
B1 PEX_RX13*	4MILS	PEX_RX13	20MIL_62G_30MIL
B1 PEX_RX14	4MILS	PEX_RX14	20MIL_62G_30MIL
B1 PEX_RX14*	4MILS	PEX_RX14	20MIL_62G_30MIL
B1 PEX_RX15	4MILS	PEX_RX15	20MIL_62G_30MIL
B1 PEX_RX15*	4MILS	PEX_RX15	20MIL_62G_30MIL
B1 PEX_REFCLK	4MILS	PEX_REFCLK	20MIL_62G_30MIL
B1 PEX_REFCLK*	4MILS	PEX_REFCLK	20MIL_62G_30MIL

Silkscreen Text by TestPoint!
MXM PRESENT



External PRG CON



Zero Delay Buffer For High Jitter Motherboard PEX_REFCLKs

NET	MIN_LINE_WIDTH	VOLTAGE
MXM_VBAT	50 MIL	12V
MXM_2V5RUN	12 MIL	2.5V
MXM_1V8RUN	50 MIL	1.8V
MXM_3V3RUN	12 MIL	3.3V
MXM_5VRUN	12 MIL	5V

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN

600-10266-0000-300

ID

e266_a03

PAGE

2 OF 10

NAME

pme1ucc1


DATE

9-JUN-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	PCI-E / MXM Connectors

3. MXM I/O & DVI Connectors & Power Good



4. VGA / TV


1

2


3

4

5




UNUSED Gates



NET SPACING RULE


NET	IMPEDANCE_RULE	NET_SPACING_TYPE
DACA_RED	::50.0:2.0	20MIL G26 30MIL
DACA_GREEN	::50.0:2.0	20MIL G26 30MIL
DACA_BLUE	::50.0:2.0	20MIL G26 30MIL
TVY	::50.0:2.0	20MIL G26 30MIL
TVCVBS	::50.0:2.0	20MIL G26 30MIL
TVC	::50.0:2.0	20MIL G26 30MIL
TVC_DOCK	::50.0:2.0	20MIL G26 30MIL
TVCVBS_DOCK	::50.0:2.0	20MIL G26 30MIL
TVC_DOCK	::50.0:2.0	20MIL G26 30MIL

5V DDC Supply



MIN_LINE_WIDTH

NET	MIN_LINE_WIDTH	VOLTAGE
5V-Fused	12 MIL	5V
5V-DDC	12 MIL	5V
5V-DDC.diode	12 MIL	5V



Place in line with inductor!
Route Inner Layer as much as possible

Can't find 3.3pF caps in the library

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA




NV_PN 600-10266-0000-300

ID e266_a03 PAGE 4 OF 10
NAME pme1ucc1 DATE 9-JUN-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	VGA & TV


5. Panel Power and SPWG Panel I/O



Place Above MXM MB Conn./Place on Solder Side
Integrated Graphics LoopBack Testing


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

5.0 Volt RUN Power Supply





6. Power Supply I: EXT/VBAT 1V8RUN/5VRUN

5.0 Internal for 5VRUN Power Supply



1.8 Volt RUN Power Supply

EXTERNAL POWER CONNECTORS + VBAT Power Supply



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE	DETAIL PS 1: EXT/VBAT/1V8&5RUN

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NV_PN	600-10266-0000-300
ID	e266_a03
NAME	pme1ucc1
PAGE	6 OF 10
DATE	9-JUN-2004

1



3




5

1

2




4




8. Fan Control / DDC-C ROM / Mechanical


LVDS MXM Config ROM



Mechanical HW



FAN CONTROL



ASSEMBLY	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PAGE DETAIL	FAN 1/DDC-C ROM/ Mech.

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA




NV_PN	600-10266-0000-300
-------	--------------------

ID	e266_a03	PAGE	8 OF 10
NAME	pmelucci	DATE	9-JUN-2004




9. Docking Station Connector


Net Name	MIN_LINE_WIDTH	Diffpair	NET_SPACING_RULE
----------	----------------	----------	------------------

IN	DOCK_I6PL_DV18_TY0	3.5M11	DOCK_I6PL_DV18_TY0	20M11_G26_30M11
IN	DOCK_I6PL_DV18_TY0*	3.5M11	DOCK_I6PL_DV18_TY0	20M11_G26_30M11
IN	DOCK_I6PL_DV18_TY1	3.5M11	DOCK_I6PL_DV18_TY1	20M11_G26_30M11
IN	DOCK_I6PL_DV18_TY1*	3.5M11	DOCK_I6PL_DV18_TY1	20M11_G26_30M11
IN	DOCK_I6PL_DV18_TY2	3.5M11	DOCK_I6PL_DV18_TY2	20M11_G26_30M11
IN	DOCK_I6PL_DV18_TY2*	3.5M11	DOCK_I6PL_DV18_TY2	20M11_G26_30M11
IN	DOCK_I6PL_DV18_CLK	3.5M11	DOCK_I6PL_DV18_CLK	20M11_G26_30M11
IN	DOCK_I6PL_DV18_CLK*	3.5M11	DOCK_I6PL_DV18_CLK	20M11_G26_30M11



10. LVDS SPWG Panel/Power Board



NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10266-0000-300		
ID	e266_a03	PAGE	10 OF 10
NAME	pme!ucc!	DATE	9-JUN-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.